15:09

12/09/2004

Claims 1-14 (canceled)

- 15. (original) A system interface processor, comprising:
- a protocol data unit (PDU) receiver that receives PDUs;
- a protocol data unit (PDU) transmitter that transmits PDUs; and
- a peripheral component interconnect (PCI) interface that receives PDUs from said PDU receiver, transmits PDUs to said PDU transmitter and interfaces with a multi-protocol bus, said PCI interface including a multi-protocol bus system, having:
 - a plurality of protocol indicators associated with an address space, each of said plurality of protocol indicators associated with a segment of said address space and indicate a particular bus protocol; and
 - a bus protocol selection subsystem that employs control lines to implement one of said particular bus protocols in accordance with a selected one of said protocol indicators based upon an addressed segment of said address space.
- 16. (original) The system interface processor as recited in Claim 15 wherein said multiprotocol bus system further includes a chip selection subsystem that provides a chip selection signal to an external device based upon said addressed segment of said address space.
- 17. (original) The system interface processor as recited in Claim 16 wherein said external device is selected from the group consisting of:
 - a fast pattern processor,
 - a routing switch processor,
 - a Motorola-style bus architecture device, and

15:09

- an Intel-style bus architecture device.
- 18. (original) The system interface processor as recited in Claim 15 wherein said particular bus protocol is selected from the group consisting of:

9724808865 → USPTO

- a Motorola-style bus protocol, and an Intel-style bus protocol.
- 19. (original) The system interface processor as recited in Claim 15 wherein said control lines are selected from the group consisting of:
 - an address latch enable control line,
 - a chip select control line,
 - a read control line,
 - a write control line,
 - a ready control line,
 - a read/write control line,
 - a data strobe control line, and
 - a data acknowledge control line.
- 20. (original) The system interface processor as recited in Claim 15 wherein each segment of said address space is four kilobytes.
- 21. (original) The system interface processor as recited in Claim 15 wherein said address space is a peripheral component interconnect (PCI) address space of thirty-two kilobytes.